

MAXWELL CUSTOMER PROCESSOR BOARD

TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM_CP BOARD
04	BLOCK DIAGRAM - XDS110
05	POWER FLOW DIAGRAM
06	POWER SEQUENCE
07	GPIO MAPPING TABLE
08	I2C TREE
09	SPI TREE
10	SoC CLOCK & RESET
11	SoC POWER1
12	SoC POWER2
13	SoC POWER3
14	SoC POWER4
15	DDR4 DEVICES
16	DDR4 ECC & TERMINATIONS
17	eMMC FLASH AND SD CARD INTERFACE
18	OSPI FLASH & SPI NOR FLASH
19	EEPROM, PRESENCE DETECTION & TEMP SENSOR
20	RGMIIEthernet PHY - ICSSG PRG2_PRU0
21	RGMIIEthernet PHY - ICSSG PRG2_PRU1
22	RGMIIEthernet PHY - MCU
23	TEST AUTOMATION
24	BOOT MODE BUFFER & SWITCHES
25	CURRENT MONITORING DEVICES
26	XDS110 DEBUGGER
27	JTAG BUFFER
28	MIPI 60 PIN CONNECTOR
29	USB 2.0 INTERFACE
30	FT4232 LEVEL TRANSLATOR
31	FT4232 UART TO USB BRIDGE
32	APPLICATION BOARD CONNECTOR
33	SOC_GENERAL & MCU GENERAL
34	SERDES & DISPLAY INTERFACE

PAGE	CONTENTS
35	CSI,GPMC/DSS INTERFACE
36	ETHERNET PHY CLOCK GENERATOR
37	ETHERNET LEDs
38	TEST HEADER
39	VOLTAGE SUPERVISOR
40	PRE_REG and SERDES POWER SUPPLY
41	SoC POWER SUPPLY
42	PERIPHERAL POWER SUPPLY
43	OVER VOLTAGE PROTECTION CKT AND TEST AUTOMATION POWER
44	HARDWARE SCHEMATICS

REV	B
VER	1.0

Designed for TI by Mistral Solutions Pvt Ltd



Title TABLE OF CONTENTS

Size	Variant Name = PROC0628001	Rev
C		A
Date:	Thursday, July 01, 2021	Sheet 1 of 44

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.1	7th APR 2021	Drafted from "PROC062A_SCH" document.	Mistral Design Team	AJIT MB	AJIT MB
0.2	7th APR 2021	Changed SD card Load Switch to TPS22918DBVR	Mistral Design Team	AJIT MB	AJIT MB
1.0	12th APR 2021	Baselined	Mistral Design Team	AJIT MB	AJIT MB


Designed for TI by Mistral Solutions Pvt Ltd



Title REVISION HISTORY

Size	Variant Name = PROC062B001	Rev
C		A
Date:	Thursday, July 01, 2021	Sheet 2 of 44

BLOCK DIAGRAM_CP BOARD




Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM_CP BOARD

Size	Variant Name = PROC0628001	Rev
C		A
Date: Thursday, July 01, 2021	Sheet 3 of 44	

BLOCK DIAGRAM_XDS110



Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM_XDS110


Size Variant Name = PROC0628001

Date: Thursday, July 01, 2021

Sheet 4 of 44

Rev A

MAXIE Customer Processor Board Power Tree




Date: Thursday, July 01, 2021

f	44
---	----

Sheet 5 of 44


POWER SEQUENCE



Power up Sequence:
12V, 5V, 3V3_PREREG ---> VCC3V3_IO, 2.5V ---> 1.8V Analog, 1.8V IO Supply ----> 1V SOC, 0.9-1.35V


There is no sequencing for 1V Peripheral supply

Note: Grey shaded areas are windows where it is valid to ramp the voltage rail.



Power down Sequence:
1.2V, 1.8V Analog, 1.8V IO Supply ----> 1V SOC ----> 0.9-1.35V ----> 3V3_PREREG, VCC3V3_IO, 2.5V

Note: Grey shaded areas are windows where it is valid to ramp down the voltage rail.



Designed for TI by Mistral Solutions Pvt Ltd



Title	POWER SEQUENCE
-------	----------------

Size	Variant Name = PROC062B001
C	

Date:	Thursday, July 01, 2021	Sheet	6	of	44
-------	-------------------------	-------	---	----	----

Rev
A

GPIO MAPPING TABLE

Total No of GPIOs Required from Maxwell SoC								
Sl No	GPIO Description	Required on	FUNCTIONALITY	GPIO Number	SoC Muxed Signal name	Direction WRT CTRL	Default state	Active state
1	Two MCU Domain GPIO for CP board push button1	Customer Processor Board	Push button	WKUP_GPIO0_24	MCU_OSPiO_CSN1	Input	High	Low
2	Two MCU Domain GPIO for CP board push button1	Customer Processor Board	Push button	WKUP_GPIO0_27	MCU_OSPi1_DQS	Input	High	Low
3	eMMC Reset control GPIO	Customer Processor Board	Reset	I2C GPIO Expander		Output	High	Low
4	OSPI flash Reset control GPIO	Customer Processor Board	Reset	I2C GPIO Expander		Output	High	Low
5	SPI NOR flash Reset control GPIO	Customer Processor Board	Reset	I2C GPIO Expander		Output	High	Low
6	ICSSG_PRG2_Ethernet PHY Reset control GPIO	Customer Processor Board	Reset	I2C GPIO Expander		Output	High	Low
7	ICSSG_PRG2_Ethernet PHY Interrupt GPIO	Customer Processor Board	Interrupt	GPIO1_87	EXT_REFCLK1	Input/Output	High	Low
8	ICSSG_Ethernet PHY_1 Link Detection GPIO	Customer Processor Board	Link Detection (GPIO Input)	WKUP_GPIO0_50	MCU_SPiO_D1	Input	Low	High
9	ICSSG_Ethernet PHY_2 Link Detection GPIO	Customer Processor Board	Link Detection (GPIO Input)	WKUP_GPIO0_8	WKUP_GPIO0_8	Input	Low	High
10	MCU domain Ethernet PHY Reset Control GPIO	Customer Processor Board	Reset	I2C GPIO Expander		Output	High	Low
11	MCU domain Ethernet PHY Interrupt GPIO	Customer Processor Board	Interrupt	GPIO1_80	MMC1_SDWP	Input/Output	High	Low
12	Three GPIO's are required to control the Mux select between UART test header RX , Application board & FT4232_ UART_RX	Customer Processor Board	Mux Selection	I2C GPIO Expander		Output	High	Low
13				I2C GPIO Expander		Output	High	Low
14				I2C GPIO Expander		Output	High	Low
15	VPP LDO enable	Customer Processor Board	VPP_EN	WKUP_GPIO0_26	MCU_OSPi1_LBCLKO	Output	Low	High
16	One WKUP_GPIO for VTT Regulator Enable	Customer Processor Board	VTT_EN	WKUP_GPIO0_28	MCU_OSPi1_D0	Output	Low	High
17	GPIO0 to drive PRG2 LED0	Customer Processor Board	LEDs	I2C GPIO Expander		Output	Low	High
18	GPIO1 to drive PRG2 LED1	Customer Processor Board	LEDs	I2C GPIO Expander		Output	Low	High
19	GPIO2 to drive PRG2 LED2	Customer Processor Board	LEDs	WKUP_GPIO0_0	WKUP_GPIO0_0	Output	Low	High
20	GPIO3 to drive PRG2 LED3	Customer Processor Board	LEDs	WKUP_GPIO0_1	WKUP_GPIO0_1	Output	Low	High
21	SOC MPU regulator reset control	Customer Processor Board	RESET_SoC_MPU	I2C GPIO Expander		Output	High	Low
22	SD card load switch enable control	Customer Processor Board	MMC1_SD_EN	I2C GPIO Expander		Output	High	Low
23	IDK_ICSSG_PRG0_Ethernet PHY Reset Control GPIO	IDK /GP Application board	Reset	GPIO1_58	PRG0_PRU1_GPO9	Output	High	Low
24	IDK_ICSSG_PRG0_Ethernet PHY Interrupt GPIO	IDK /GP Application board	Interrupt	GPIO1_39	PRG0_PRU0_GPO10	Input/Output	High	Low
25	IDK_ICSSG_PRG1_Ethernet PHY Reset Control GPIO	IDK /GP Application board	Reset	GPIO1_38	PRG0_PRU0_GPO9	Output	High	Low
26	IDK_ICSSG_PRG1_Ethernet PHY Interrupt GPIO	IDK /GP Application board	Interrupt	GPIO1_59	PRG0_PRU1_GPO10	Output	High	Low
27	IDK_ICSSG_Ethernet PHY_1 Link Detection GPIO	IDK /GP Application board	Link Detection (GPIO Input)	GPIO1_36/GPIO1_37	PRG0_PRU0_GPO7/PRG0_PRU0_GPO8	Input	Low	High
28	IDK_ICSSG_Ethernet PHY_2 Link Detection GPIO	IDK /GP Application board	Link Detection (GPIO Input)	GPIO1_56/GPIO1_57	PRG0_PRU1_GPO7/PRG0_PRU1_GPO8	Input	Low	High
29	IDK_ICSSG_Ethernet PHY_3 Link Detection GPIO	IDK /GP Application board	Link Detection (GPIO Input)	GPIO0_63/GPIO0_64	PRG1_PRU0_GPO7/PRG1_PRU0_GPO8	Input	Low	High
30	IDK_ICSSG_Ethernet PHY_4 Link Detection GPIO	IDK /GP Application board	Link Detection (GPIO Input)	GPIO0_83/GPIO0_84	PRG1_PRU1_GPO7/PRG1_PRU1_GPO8	Input	Low	High
31	IDK_ICSSG0_Ethernet LED0	IDK /GP Application board	LEDs	GPIO1_46	PRG0_PRU0_GPO17	Output	Low	High
32	IDK_ICSSG0_Ethernet LED1	IDK /GP Application board	LEDs	GPIO1_66	PRG0_PRU1_GPO17	Output	Low	High
33	IDK_ICSSG0_Ethernet LED2	IDK /GP Application board	LEDs	GPIO1_48	PRG0_PRU0_GPO19	Output	Low	High
34	IDK_ICSSG0_Ethernet LED3	IDK /GP Application board	LEDs	GPIO1_68	PRG0_PRU1_GPO19	Output	Low	High
35	IDK_ICSSG0_Ethernet LED4	IDK /GP Application board	LEDs	GPIO0_73	PRG1_PRU0_GPO17	Output	Low	High
36	IDK_ICSSG0_Ethernet LED5	IDK /GP Application board	LEDs	GPIO0_93	PRG1_PRU1_GPO17	Output	Low	High
37	IDK_ICSSG0_Ethernet LED6	IDK /GP Application board	LEDs	GPIO0_75	PRG1_PRU0_GPO19	Output	Low	High
38	IDK_ICSSG0_Ethernet LED7	IDK /GP Application board	LEDs	GPIO0_95	PRG1_PRU1_GPO19	Output	Low	High
39	Touch Reset Control GPIO	LCD Adapter Board	Reset	I2C GPIO Expander		Output	High	Low
40	Touch Interrupt GPIO	LCD Adapter Board	Interrupt	I2C GPIO Expander		Input	Low	High
41	LCD Display Enable GPIO	LCD Adapter Board	LCD_EN	I2C GPIO Expander		Output	High	Low
42	CSI Camera Module Reset Control GPIO	CSI Connector	Reset	I2C GPIO Expander		Output	High	Low
43	Display_Power_Down GPIO	HDMI / GPMC Daughter Card	Display_PowerDown	I2C GPIO Expander		Output	High	Low
44	Touch Event GPIO	HDMI / GPMC Daughter Card	Interrupt	I2C GPIO Expander		Input	High	Low
45	SGMII PHY reset control	Serdes Modules	Reset	I2C GPIO Expander		Output	High	Low
46	SGMII PHY Interrupt	Serdes Modules	Interrupt	GPIO1_81	NMIN	Input/Output	High	Low


Designed for TI by Mistral Solutions Pvt Ltd



Title GPIO MAPPING TABLE

Size	Variant Name = PROC0628001	Rev
C		A
Date:	Thursday, July 01, 2021	Sheet 7 of 44

I2C TREE




Designed for TI by Mistral Solutions Pvt Ltd



Title I2C TREE

Size	Variant Name = PROC0628001	Rev
C		A
Date:	Thursday, July 01, 2021	Sheet 8 of 44

SPI TREE






Designed for TI by Mistral Solutions Pvt Ltd









Title SPI TREE

Size	Variant Name = PROC0628001	Rev
C		A
Date:	Thursday, July 01, 2021	Sheet 9 of 44



SoC WARM_RST



MCU_PUSH BUTTONS



SoC CLOCK



Designed for TI by Mistral Solutions Pvt Ltd



Title SoC CLOCK & RESET


Size Variant Name = PROC0628001

Date: Thursday, July 01, 2021


Sheet 10 of 44

Rev A


SoC POWER




3.3V IO SUPPLY




1.8V Analog SUPPLY




3.3V ANALOG SUPPLY




VPP SUPPLY



OSCILLATOR SUPPLY



CORE SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd



Title SoC POWER2




Size Variant Name = PROC0628001

Date: Thursday, July 01, 2021

Sheet 12 of 44

Rev A

PROCESSOR DECAPS



Designed for TI by Mistral Solutions Pvt Ltd



Title SoC POWER3


Size Variant Name = PROC0628001

C Date: Thursday, July 01, 2021

Sheet 13 of 44

Rev A

SoC POWER - VSS




Designed for TI by Mistral Solutions Pvt Ltd






Title SoC POWER4

Size	Variant Name = PROC0628001	Rev
C		A
Date:	Thursday, July 01, 2021	Sheet 14 of 44



SoC DDR INTERFACE






eMMC FLASH



eMMC FLASH RESET



SD CARD INTERFACE





Designed for TI by Mistral Solutions Pvt Ltd




Title	eMMC FLASH_SDCARD INTERFACE
-------	-----------------------------

Size	Variant Name = PROC062B001	Rev
C		A
Date:	Thursday, July 01, 2021	Sheet 17 of 44


SOC OSPI INTERFACE




OSPI FLASH




BOARD ID EEPROM




BOOT EEPROM



BOARD PRESENCE DETECT CIRCUIT



TEMPERATURE SENSOR




Designed for TI by Mistral Solutions Pvt Ltd




Title EEPROM, PRESENCE DETECTION & TEMP SENSOR


Size	Variant Name = PROC0628001	Rev
C		A
Date: Thursday, July 01, 2021	Sheet 19 of 44	



PRG2 RGMII 2



PRG2_ETHERNET - 2 SPEED & ACTIVITY LED's DRIVERS



Designed for TI by Mistral Solutions Pvt Ltd



Title RGMII ETHERNET PHY - ICSSG PRG2_PRU1

Size Variant Name = PROC062B001


Date: Thursday, July 01, 2021

Sheet 21 of 44



Rev A

RGMII ETHERNET PHY - MCU


MCU_RGMII




STRAPPING




PHY_RESET



RJ45 with Integrated Magnetics



MCU SPEED & ACTIVITY LED DRIVERS




Designed for TI by Mistral Solutions Pvt Ltd



Title		RGMII ETHERNET PHY - MCU	
Size	Variant Name = PROC0628001	Rev	
C		A	
Date:	Thursday, July 01, 2021	Sheet	22 of 44

TEST AUTOMATION

40-PIN AUTOMATION HEADER



TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the OVP Circuit	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on WKUP_GPIO0_13_INTn Pin	OUTPUT	External Pullup
TEST_GPIO2	Used to Generate the interrupt on WKUP_GPIO0_27_INTn	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode IO Expander	OUTPUT	External Pullup

Designed for TI by Mistral Solutions Pvt Ltd



Title TEST AUTOMATION



Size Variant Name = PROC0628001

Date: Thursday, July 01, 2021

Sheet 23 of 44

Rev A

Designed for TI by Mistral Solutions Pvt Ltd



1. OSPI
2. MMC1 - SD CARD
3. MMC0 - eMMC
4. PCIE (endpoint)
5. CPSW Ethernet Slave
6. USB Host
7. USB Device


Designed for TI by Mistral Solutions Pvt Ltd




Title BOOT MODE BUFFER & SWITCHES			
Size			Rev
C	Variant Name = PROC062B001		A
Date:	Thursday, July 01, 2021	Sheet 24 of 44	

CURRENT MONITORING DEVICES


VDD_CORE




VDD_MCU




VDD_MPU




SoC_DVDD3V3




SoC_DVDD1V8




SoC_AVDD1V8



SoC_VDDS_DDR



VDD_DDR



INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC1V0	VDD_CORE	40
VCC1V0	VDD_MCU	41
SoC MPU	VDD_MPU	42
VCC3V3_IO	SoC_DVDD3V3	43
VCC1V8	SoC_DVDD1V8	44
VDDA1V8	SoC_AVDD1V8	45
VCC1V2_DDR	SoC_VDDS_DDR	46
VCC1V2_DDR	VDD_DDR	47



Designed for TI by Mistral Solutions Pvt Ltd



Title CURRENT MONITORING DEVICES



Size Variant Name = PROC0628001

Date: Thursday, July 01, 2021


Sheet 25 of 44

Rev A



XDS110 POWER



CTI 20 Pin Header external probe



XDS110 DEBUGGER






Designed for TI by Mistral Solutions Pvt Ltd





Title				XDS110 DEBUGGER			
Size		Variant Name = PROC062B001				Rev	
C						A	
Date:	Thursday, July 01, 2021			Sheet	26	of	44

0- Ohm Res MUX between XDS110 JTAG and MCU cTI 20 pin connector.
 -For XDS110 JTAG R609,R613,R611,R612 and R646 Should be installed and R615,R620,R618,R619 and R640 Should be DNI'd.
 -For MCU cTI 20 pin , R615,R620,R618,R619 and R640 Should be Installed and R609,R613,R611,R612 and R646 Should be DNI'd.





JTAG BUFFER




BUFFER XDS110








XDS110_DIR = H: A -> B
XDS110_DIR = L: B -> A
OE = H: output = Hi-Z



BUFFER 20 PIN JTAG



JTAG-DIR = H: A -> B
JTAG-DIR = L: B -> A
OE = H: output = Hi-Z



Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG BUFFER


Size Variant Name = PROC0628001

Date: Thursday, July 01, 2021





Sheet 27 of 44

Rev A


MIPI 60 PIN CONNECTOR



JTAG 20 PIN cTI CONNECTOR



JTAG CLOCK BUFFER





Designed for TI by Mistral Solutions Pvt Ltd




Title				MPI160 PIN CONNECTOR			
Size		Variant Name = PROC062B001				Rev	
C						A	
Date: Thursday, July 01, 2021				Sheet		28 of 44	


USB 2.0 INTERFACE






2X3 header to enable bulk capacitance on USB1_VBUS in host mode and to ground USB_AB_ID pin, if a non standard cable is used



Resistor divider on SOC_VBUS



Resistor divider on SOC_VBUS









Designed for TI by Mistral Solutions Pvt Ltd









Title USB 2.0 INTERFACE

Size	Variant Name = PROC0628001	Rev
C		A
Date: Thursday, July 01, 2021	Sheet 29 of 44	

FT4232 LEVEL TRANSLATOR



2:1 MUX





Designed for TI by Mistral Solutions Pvt Ltd







Title		FT4232 LEVEL TRANSLATOR	
Size	Variant Name = PROOC0628001	Rev	A
Date:	Thursday, July 01, 2021	Sheet	30 of 44



FT4232 UART

**FT4232: 5V to 3.3V@500mA LDO**

EEPROM




APPLICATION BOARD INTERFACE




APPLICATION BOARD CONNECTORS

0-Ohm Res MUX between APPLICATION Board connector and HDMI / GPMC Daughter card.
-For APPLICATION Board connector R570, R589, R576, R580, R578, R574, R572 & R587 Should be installed and R569, R590, R575, R579, R577, R573, R571 & R588 Should be DNI'd.
-For HDMI / GPMC Daughter card R569, R590, R575, R579, R577, R573, R571 & R588 Should be installed and R570, R589, R576, R580, R578, R574, R572 & R587 Should be DNI'd.

Customer Note - See Users Guide for more information on DNI resistor alternatives




GENERAL & MCU_GENERAL




SOC_I2C1_SCL	Do Not	ERR07
SOC_I2C1_SDA	Do Not	ERR08
SOC_MCU_SCL	Do Not	ERR09
SOC_MCU_SDA	Do Not	ERR10
SOC_WKUP_SCL	Do Not	ERR11
SOC_WKUP_SDA	Do Not	ERR12

Jumper to select Internal PORz & External PORz




To Disable the Internal PORz ,
Connect the Jumper between Pin no 1 & 2 of J8.
To Enable the Internal PORz,
Connect the Jumper between Pin no 2 & 3 of J8


Jumper option to connect the peripherals connected on MCU_I2C to SoC I2C1




SERDES INTERFACE




SERDES POWER CONNECTOR




SERDES CONNECTOR






OLDI INTERFACE





CSI INTERFACE



Jumper to select the IO level of CSI Control interfaces (I2C & SPI)



DSS/GPMC Interface



- Ohm Res MUX between HDMI / GPMC and Test Header Timer signals.
For HDMI / GPMC , RA17 Should be installed and RA6 Should be DNI'd.
For test header Timer signals , RA6 Should be Installed and RA17 Should be DNI'd.

Customer Note – See Users Guide for more information on DNI resistor alternatives


Designed for TI by Mistral Solutions Pvt Ltd







Title		CSI,GPMC/DSS INTERFACE	
Size	Variant Name = PROC062B001		Re
C			A
Date:	Thursdav, July 01, 2021	Sheet	35 of 44

ETHERNET PHY CLOCK BUFFER

REFERENCE INPUT SELECTION



MCU_CLKOUT → MCU_CLKOUT 33




Designed for TI by Mistral Solutions Pvt Ltd




Title ETHERNET PHY CLOCK GENERATOR		
Size C	Variant Name = PROC062B001	Rev A
Date: Thursday, July 01, 2021	Sheet 36 of 44	


ETHERNET LED's



PRG2 ETHERNET LED's



I2C IO Expander





Designed for TI by Mistral Solutions Pvt Ltd




Title			ETHERNET LED's
Size	Variant Name = PROC0628001		Rev
C			A
Date:	Thursday, July 01, 2021	Sheet	37 of 44


TEST HEADER





SPI TEST HEADER






I2C TEST HEADER



UART TEST HEADER



TIMER SIGNALS TEST HEADER



Designed for TI by Mistral Solutions Pvt Ltd



Title TEST HEADER

Size Variant Name = PROC0628001


C Date: Thursday, July 01, 2021

Sheet 38 of 44


Rev A

Size	Variant Name = PROC062B001	Rev
C		A
Date: Thursday, July 01, 2021	Sheet 39 of 44	

5V,10A and 3.3V,10A Dual SUPPLY



12V, 3A SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd



Title	PRE_REG and SERDES POWER SUPPLY
-------	---------------------------------

Size	
------	--


Date: Thursday, July 01, 2021

Rev


Sheet 40 of 44

SoC POWER SUPPLY


1.8V IO, 3.0AMPS SUPPLY




1.2V, 2.0AMPS SUPPLY



1.8V VPP, 0.15AMPS SUPPLY




1.8V Analog, 1AMPS SUPPLY




19,32,33,34,35 SOC_WKUP_SCL << SOC_WKUP_SCL
19,32,33,34,35 SOC_WKUP_SDA << SOC_WKUP_SDA
18 VPP_LDO_EN << VPP_LDO_EN
39,42 VIN_MON_PORz_3V3_PG << VIN_MON_PORz_3V3_PG
39,42 VDD1V8_PG << VDD1V8_PG


0.9-1.35V, 3.0AMPS SUPPLY



VDD_CORE 1.1V, 6.0AMPS SUPPLY (Optional)



VDD_CORE 1.1V, 6.0AMPS SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd



Title SoC POWER SUPPLY

Size Variant Name = PROC0628001


Date: Thursday, July 01, 2021

Sheet 41 of 44


Rev A

PERIPHERAL POWER SUPPLY


3.3V, 3.0AMPS SUPPLY




VTT SUPPLY FOR DDR4




2.5V, 2.0AMPS SUPPLY



1.0V ETHERNET PHY POWER SUPPLY



2.5V, .5 AMPS SUPPLY



40 VDD1V8_PG >> VDD1V8_PG
40 VCC3V3_PREREG_PG >> VCC3V3_PREREG_PG
39.41 VIN_MON_PORz_3V3_PG << VIN_MON_PORz_3V3_PG
37 DDR_VTT_EN_3V3 << DDR_VTT_EN_3V3

Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY


Size Variant Name = PROC0628001

Date: Thursday, July 01, 2021


Sheet 42 of 44

Rev A

OVER VOLTAGE PROTECTION CIRCUIT



ON/ OFF Control SWITCH




Condition	LED Status (LD1)
Reverse Voltage	ON

Note:-

UVLO set for 11V
OVP set for 28V

Fault Indication





Note:-


When fault is indicated, set to proper voltage and power cycle the board.

Condition	LED Status (LD6)
VINPUT between 11 to 28V	OFF
VINPUT above 28V or below 11V	ON

Ground test points



TEST AUTOMATION BOARD POWER



Designed for TI by Mistral Solutions Pvt Ltd




Title OVER VOLTAGE PROTECTION CKT AND TEST AUTOMATION POWER		
Size	Variant Name = PROC0628001	Rev
C		A
Date: Thursday, July 01, 2021	Sheet 43 of 44	

HARDWARE SCHEMATICS


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.


STANDOFFS




SCREWS



WASHER'S




JUMPERS



FIDUCIALS



RUBBER FEET



SOCKET, PROCESSOR & HEATSINK AS ACCESSORIES



BARE PCB



ASSEMBLED PCB'S



LABELS

Board Serial No.



Assembly Revision




ORDERABLE PART NO



Orderable part number	
Variant	Label Text
001	TMDX6541DKEVM
002	TMDX654HSEVM
003	TMDX654GPEVM
004	TMDX6541DKEVM-S
005	TMDX654GPEVM-S

LOGOS



Designed for TI by Mistral Solutions Pvt Ltd



Title HARDWARE SCHEMATICS

Size Variant Name = PROC062B001

C Date: Thursday, July 01, 2021

Sheet 44 of 44

Rev A